

EV10DS130AG EV10DS130BG Low Power 10-bit 3 Gsps Digital to Analog Datasheet DS 60S 223678

MAIN FEATURES

- 10-bit Resolution
- 3 GSps Guaranteed Conversion Rate
- 6 GHz Analog Output Bandwidth
- 60 ps Full Scale Rise Time
- 4:1 or 2:1 integrated Parallel MUX (Selectable)
- Selectable Output Modes for Performance Optimization: Return to Zero, Non Return to Zero, Narrow Return to Zero, RF
- Low Latency Time: 3.5 Clock Cycles
- 1.4 Watt Power Dissipation in MUX 4:1 Mode
- Functions
	- Selectable MUX Ratio 4:1 (Full Speed), 2:1 (Half Speed)
		- Triple Majority Voting
		- User-friendly Functions:
			- Gain Adjustment
			- Input Data Check Bit (FPGA Timing Check)
			- Setup Time and Hold Time Violation Flags (STVF, HTVF)
			- Clock Phase Shift Select for Synchronization with DSP (PSS[2:0])
			- Output Clock Division Selection (Possibility to Change the Division Ratio of the DSP Clock)
			- Input Under Clocking Mode
			- Diode for Die junction Temperature Monitoring
- LVDS Differential Data input and DSP Clock Output
- Analog Output Swing: $1V_{\text{pp}}$ Differential (100 Ω Differential Impedance)
- External Reset for Synchronization of Multiple MuxDACs
- Power Supplies : 3.3 V (Digital), 3.3V & 5.0V (Analog)
- LGA255, CCGA255, Ci-CGA255 Package (21 × 21 mm Body Size, 1.27 mm Pitch)
- MSL 1 (Moisture Sensitivity Level)

PERFORMANCES

Broadband: NPR at –14 dB Loading Factor

- 1st Nyquist (NRTZ): NPR = 46.0 dB 9.2 Bit Equivalent at Fs = 3 GSps
- 2nd Nyquist (NRTZ or RTZ): NPR = 40.0 dB 8.2 Bit Equivalent at Fs = 3 GSps
- 3rd Nyquist (RF): NPR = 38.0 dB 7.8 Bit Equivalent at Fs = 3 GSps

Single Tone: (see [Section 5. "Functional Description" on](#page-16-0) [page 17\)](#page-16-0)

- Performances Characterized for Fout from 100 MHz to 4500 MHz and from 2 GSps to 3.2 GSps.
- Performance Industrially Screened Over 3 Nyquist Zones at 3 GSps for Selected Fout.

Step Response

• Full Scale Rise /Fall Time < 60 ps

APPLICATIONS

- Direct Digital Synthesis for Broadband Applications (L-S and Lower C Band)
- Automatic Test Equipment (ATE)
- Arbitrary Waveform Generators
- Satellite up-conversion Sub-systems
- Radar Waveform Signal Synthesis
- DOCSIS V3.0 Systems

1. BLOCK DIAGRAM

2. DESCRIPTION

The EV10DS130A/B is a 10-bit 3 GSps DAC with an integrated 4:1 or 2:1 multiplexer, allowing easy interface with standard LVDS FPGAs thanks to user friendly features as OCDS, PSS.

It embeds different output modes (RTZ, NRZ, narrow RTZ, RF) that allows performance optimizations depending on the working Nyquist zone.

The Noise Power Ratio (NPR) performance, over more than 900 MHz instantaneous bandwidth, and the high linearity (SFDR, IMD) over full 1st Nyquist zone at 3 GSps (NRZ feature), make this product well suited for high-end applications such as arbitrary waveform generators and broadband DDS systems.

3. ELECTRICAL CHARACTERISTICS

3.1 Absolute Maximum Ratings

Table 3-1. Absolute Maximum Ratings

Notes: 1. Absolute maximum ratings are limiting values (referenced to GND = 0V), to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability.

- 2. All integrated circuits have to be handled with appropriate care to avoid damages due to ESD. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.
- 3. Maximum ratings enable active inputs with DAC powered off.
- 4. Maximum ratings enable floating inputs with DAC powered on.
- 5. DSP clock and STVF, HTVF output buffers must not be shorted to ground nor positive power supply.

3.2 Recommended Conditions of Use

Notes: 1. For low temperature it is recommended to operate at maximum analog supplies (V_{CCAA}) level.

2. The rise time of any power supplies (V_{CCD} , V_{CCAS} , V_{CCAS}) shall be <10ms. For EV10DS130A, in order to obtain the guaranteed performances and functionality, the following rules shall be followed when powering the devices (See [Section 7.9 "Power Up Sequencing" on page 44](#page-43-0)) For EV10DS130B, no specific power up sequence nor power supplies relationships are required.

- 3. Analog output is in differential. Single-ended operation is not recommended. Guaranted performance is only in differential configuration.
- 4. No power-down sequencing is required.

3.3 Electrical Characteristics

Values in the tables below are based on our conditions of measurement and valid over temperature range respectively for M, and Space quality level and for typical power supplies (V_{CCAS} = 5.0V, V_{CCA3} = 3.3V, V_{CCD} = 3.3V), typical swing, unless specified and in MUX4:1 mode.

Table 3-3. Electrical Characteristics (Continued)

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

6

Notes: 1. For use in higher Nyquist zone, it is recommended to use higher power clock within the limit.

- 2. See [Section 3.6 on page 14](#page-13-0) for explanation of test levels.
- 3. Initial gain error corresponds to the deviation of the DC gain center value from unity gain. The DC gain adjustment (GA function) ensures that the initial gain deviation can be cancelled. The DC gain sensitivity to power supplies is given according the rule: GainSensVsSupply = |Gain@VccMin – Gain@VccMax| / Gain@Vccnom
- 4. Single-ended operation is not recommended, this line is given for better understanding of what is output by the DAC.
- 5. In order to modify the V_{OL}/V_{OH} value, potential divider could be used.
- 6. Sink or source.
- 7. Only for EV10DS130A dependency between power supplies: Within the applicable power supplies range, the following relationship shall always be satisfied V_{CCA3} \geq V_{CCD}, taking into account AGND and DGND planes are merged and power supplies accuracy.
- 8. Please refer [Section 7.9 "Power Up Sequencing" on page 44](#page-43-0).

3.4 AC Electrical Characteristics

Values in the tables below are based on our conditions of measurement and valid over temperature range respectively for M, and Space quality level and for typical power supplies (V_{CCAS} = 5.0V, V_{CCA3} = 3.3V, V_{CCD} = 3.3V), typical swing, unless specified and in MUX4:1 mode.

Table 3-4. AC Electrical Characteristics NRZ Mode (First Nyquist Zone)

Table 3-4. AC Electrical Characteristics NRZ Mode (First Nyquist Zone) (Continued)

Notes: 1. See [Section 3.6 on page 14](#page-13-0) for explanation of test levels.

2. Figures in tables are derived from industrial screening; for practical reasons (necessity to cover also 2nd and 3rd Nyquist Zones) the balun used for industrial test is not optimum for first Nyquist performances, and results when Fout or folded low order hamonics are between DC to 400 MHz are very pessimistic.

Table 3-5. AC Electrical Characteristics NRTZ Mode (First & Second Nyquist Zone) (Continued)

Notes: 1. See [Section 3.6 on page 14](#page-13-0) for explanation of test levels.

2. Figures in tables are derived from industrial screening; for practical reasons (necessity to cover also 2nd and 3rd Nyquist Zones) the balun used for industrial test is not optimum for first Nyquist performances, and results when Fout or folded low order hamonics are between DC to 400 MHz are very pessimistic.

Notes: 1. See [Section 3.6 on page 14](#page-13-0) for explanation of test levels.

Table 3-7. AC Electrical Characteristics RF Mode (Second and Third Nyquist Zones)^{[\(2\)](#page-10-0)}

Notes: 1. See [Section 3.6 on page 14](#page-13-0) for explanation of test levels.

2. Figures in tables are derived from industrial screening without any correction to take in account the balun effect, but for practical reasons (necessity to cover also 2nd and 3rd Nyquist Zones) the balun used for industrial test is not optimum for first Nyquist performances, and results when Fout or folded low order hamonics are between DC to 400 MHz are very pessimistic.

3.5 Timing Characteristics and Switching Performances

Table 3-8. Timing Characteristics and Switching Performances

Notes: 1. See [Section 3.6 on page 14](#page-13-0) for explanation of the test level.

- 2. Analog output rise/fall time measured from 20% to 80% of a full scale jump, after probe de-embedding.
- 3. Exclusive of period (pp) jitter on Data. Setup and hold time for DATA at input relative to DSP clock at output of the component, at PSS = 000; also applicable for IDC signal.
- 4. Master clock input jitter defined over 5 GHz bandwidth.
- 5. The SYNC signal is captured on the falling edge of the master clock and is active high. Refer to [Figure 3-3.](#page-13-1)
- 6. For EV10DS130A, please refer to erratasheet 1125

Figure 3-1. Timing Diagram for 4:1 MUX Principle of Operation OCDS[00]

Figure 3-2. Timing Diagram for 2:1 MUX Principle of Operation OCDS[00]

Please refer to [Section 5.9 "Synchronization Functions for Multi-DAC Operation" on page 31.](#page-30-0)

3.6 Explanation of Test Levels

Only MIN and MAX values are guaranteed.

- Notes: 1. Unless otherwise specified.
	- 2. If applicable, please refer to "Ordering Information"

3.7 Digital Input Coding Table

Table 3-9. Coding Table

4. DEFINITION OF TERMS

Abbreviation	Term	Definition					
(NPR)	Noise Power Ratio	The NPR is measured to characterize the DAC performance in response to broad bandwidth signals. When applying a notch-filtered broadband white-noise pattern at the input to the DAC under test, the Noise Power Ratio is defined as the ratio of the average noise measured on the shoulder of the notch and inside the notch on the same integration bandwidth.					
(VSWR)	Voltage Standing Wave Ratio	The VSWR corresponds to the insertion loss linked to power reflection. For example a VSWR of 1:2 corresponds to a 20dB return loss (ie. 99% power transmitted and 1% reflected).					
(IUCM)	Input under clocking mode	The IUCM principle is to apply a selectable division ratio between DAC section clock and the MUX section clock.					
(PSS)	Phase Shift Select	The Phase Shift Select function allow to tune the phase of the DSPclock.					
(OCDS)	Output Clock Division Selectt	It allows to divide the DSP clock frequency by the OCDS coded value factor					
(NRZ)	Non Return to Zero mode	Non Return to Zero mode on analog output					
(RF)	Radio Frequency mode	RF mode on analog output					
(RTZ)	Return to zero	Return to zero mode					
(NRTZ)	Narrow return to zero	Narrow return to zero mode					

Table 4-1. Definition of terms (Continued)

5. FUNCTIONAL DESCRIPTION

5.1 DSP Output Clock

The DSP output clock DSP, DSPN is an LVDS signal which is used to synchronize the FPGA generating the digital patterns with the DAC sampling clock.

The DSP clock frequency is a fraction of the sampling clock frequency. The division factor depends on OCDS settings. The DSP clock frequency is equal to (sampling frequency / [2N*X]) where N is the MUX ratio and X is the output clock division factor, determined by OCDS[0..1] bits.

For example, in a 4:1 MUX ratio application with a sampling clock of 3 GHz and OCDS set to "00" (ie. Factor of 1), the input data rate is 750 MSps and the DSP clock frequency is 375 MHz.

This DSP clock is used in the FPGA to control the digital data sequencing. Its phase can be adjusted using the PSS[2:0] bits (refer to [Section 5.5 on page 26](#page-25-0)) in order to ensure a proper synchronization between the data coming to the DAC and the sampling clock.

The HTVF and STVF bits should be used to check whether the timing between the FPGA and the DAC is correct. HTVF and STVF bits will indicate whether the DAC and FPGA are aligned or not. PSS bits should then be used to shift the DSP clock and thus the input data of the DAC, so that a correct timing is achieved between the FPGA and the DAC.

Important note: Maximum supported sampling frequency when using DSP to clock digital data is 2.1 Gsps on EV10DS130B. Please refer to application note AN1141 to use EV10DS130B at sampling frequency beyond 2.1 GHz.

5.2 Multiplexer

Two multiplexer ratio are allowed:

- 4:1, which allows operation at full sampling rate (ie. 3 GHz)
- 2:1, which can only be used up to 1.5 GHz sampling rate, except in IUCM mode

In 2:1 MUX ratio, the unused data ports (ports C and D) can be left open.

5.3 MODE Function

The MODE function allows choosing between NRZ, NRTZ, RTZ and RF functions. NRZ and narrow RTZ should be chosen for use in 1^{st} Nyquist zone while RTZ should be chosen for use in 2^{nd} and RF for 3^{rd} Nyquist zones.

Theory of operation: see following subsections for time domain waveform of the different modes.

Ideal equations describing max available Pout for frequency domain in the four modes are given hereafter, with X = normalised output frequency (that is Fout/Fclock, edges of Nyquist zones are then at $X = 0, 1/2, 1, 3/2, 2, ...$).

Due to limited bandwidth, an extra term must be added to take in account a first order low pass filter.

NRZ mode:

$$
Pout(X) = 20 \cdot log_{10} \cdot \left[\frac{|k \cdot sinc(k \cdot \pi \cdot X)|}{0.893} \right]
$$

where $sinc(x) = sin(x)/x$, and $k = 1$

NRTZ mode:

$$
Pout(X) = 20 \cdot log_{10} \cdot \left[\frac{[k \cdot sinc(k \cdot \pi \cdot X)]}{0.893} \right] \qquad k = \frac{Tclk - T\tau}{Tclk}
$$

where $T\tau$ is width of reshaping pulse, $T\tau$ is about 75ps.

RTZ mode:

$$
Pout(X) = 20 \cdot log_{10} \cdot \left[\frac{|k \cdot sinc(k \cdot \pi \cdot X)|}{0.893} \right]
$$

where k is the duty cycle of the clock presented at the DAC input, please note that due to phase mismatch in balun used to convert single ended clock to differential clock the first zero may move around the limit of the 4th and the 5th Nyquist zones. Ideally $k = 1/2$.

RF mode:

$$
Pout(X) = 20 \cdot log_{10} \cdot \left[\frac{\left| k \cdot sinc\left(\frac{k \cdot \pi \cdot X}{2}\right) \cdot sin\left(\frac{k \cdot \pi \cdot X}{2}\right) \right|}{0.893} \right]
$$

where k is as per in NRTZ mode.

As a consequence:

- NRZ mode offers max power for $1st$ Nyquist operation
- RTZ mode offers slow roll off for 2^{nd} Nyquist or 3^{rd} Nyquist operation
- RF mode offers maximum power over 2^{nd} and 3^{rd} Nyquist operation
- NRTZ mode offers optimum power over full $1st$ and first half of $2nd$ Nyquist zones. This is the most relevant in term of performance for operation over $1st$ and beginning of $2nd$ Nyquist zone, depending on the sampling rate the zero of transmission moves in the 3rd Nyquist zone from begin to end when sampling rate increases.

Note in the two following figures: Pink line is ideal equation's result, and green line includes a first order 6 GHz cut-off low pass filter to take in account finite bandwidth effect due to die and package.

Figure 5-2. Max available Pout[dBm] at nominal gain vs Fout[GHz] in the four output modes at 3 GSps, over four nyquist zones, computed for $T\tau$ = 75 ps.

Figure 5-3. Max available Pout[dBm] at nominal gain vs Fout[GHz] in the four output modes at 2 GSps, over four nyquist zones, computed for $T\tau$ = 75 ps

5.3.1 NRZ Output Mode

This mode does not allow for operation in the 2^{nd} Nyquist zone because of the Sin(x)/x notch.

The advantage is that it gives good results at the beginning of the $1st$ Nyquist zone (less attenuation than in RTZ architecture), it removes the parasitic spur at the clock frequency (in differential).

5.3.2 Narrow RTZ (NRTZ) Mode

This mode has the following advantages:

- Optimized power in $1st$ Nyquist zone
- Extended dynamic through elimination of noise on transition edges
- Improved spectral purity
- Trade off between NRZ and RTZ

Figure 5-5. Narrow RTZ Timing Diagram

Note: Tτ is independant of Fclock.

5.3.3 RTZ Mode

The advantage of the RTZ mode is to enable the operation in the 2nd zone but the drawback is a highest attenuation of the signal in the first Nyquist zone.

Advantages:

- Extended roll off of sinc
- Extended dynamic through elimination of noise on transition edges

Weakness:

• By construction clock spur at Fs.

Figure 5-6. RTZ Timing Diagram

5.3.4 RF Mode

RF mode is optimal for operation at high output frequency, since the decay with frequency occurs at higher frequency than for RTZ. Unlike NRZ or RTZ modes, RF mode presents a notch at DC and 2N*Fs, and minimum attenuation for Fout = Fs.

Advantages:

- Optimized for 2nd and 3rd Nyquist operation
- Extended dynamic range through elimination of noise on transition edges.
- Clock spur pushed to 2.Fs

Figure 5-7. RF Timing Diagram

Note: The central transition is not hazardous but its elimination allows to push clock spur to 2.Fs Tτ is independant of Fclock.

5.4 Input Under Clocking Mode (IUCM), Principle and Spectral Response

An Input Under Clocking Mode has been added to the DAC in order to allow the DAC input data rate to be at half the nominal rate with respect of the DAC sampling rate.

When the under clocking mode is activated, the DAC expects data at half the nominal rate: if the DAC works at Fs sampling rate, then in 4:1 MUX mode, the input data rate should be Fs/4 and the DSP clock should be Fs/(2N*OCDS), with $N = MUX$ ratio and OCDS = OCDS Ratio.

When the IUCM is active, the input data rate can be Fs/8 and the DSP clock frequency is Fs/(2N*OCDS*2), with N = MUX ratio and OCDS = OCDS Ratio. This means that in input under clocking mode, the DAC is capable to treat data at half the nominal rate. In this case, the DSP clock is also half its nominal speed.

To disable this mode, the IUCM pin must be connected to GND.

To enable this mode, IUCM must be connected to V_{CCD} or left unconnected

The IUCM mode affects spectral response of the different modes.

The first effect is that Nyquist zone edges are not anymore at n*Fclock/2 but at n*/Fclock/4 (direct consequence of the division by 2 of the data rate).

The second effect is the modification of the equations ruling the spectral responses in the different modes.

Ideal equations describing max available Pout for frequency domain in the four output modes when IUCM mode is activated are given hereafter, with X= normalised output frequency (that is Fout/Fclock, edges of Nyquist Zones are then at $X = 0$, $1/4$, $1/2$, $3/4$, 1 , ...)

In fact due to limited bandwidth, an extra term must be added to take in account a first order low pass filter with a 6 GHz cut-off frequency.

NRZ mode:

$$
Pout(X) = 20 \cdot log_{10} \cdot \left[\frac{\left| k \cdot sinc(k \cdot \pi \cdot X) \cdot cos(\pi \cdot X) \right|}{0.893} \right]
$$

where $sinc(x) = sin(x)/x$, and $k = 1$

NRTZ mode:

$$
Pout(X) = 20 \cdot log_{10} \cdot \left[\frac{|k \cdot sinc(k \cdot \pi \cdot X) \cdot cos(\pi \cdot X)|}{0.893} \right] \qquad k = \frac{Tclk - T\tau}{Tclk}
$$

where $T\tau$ is width of reshaping pulse, $T\tau$ is about 75ps.

RTZ mode:

$$
Pout(X) = 20 \cdot log_{10} \cdot \left[\frac{\left| k \cdot sinc(k \cdot \pi \cdot X) \cdot cos(\pi \cdot X) \right|}{0.893} \right]
$$

where k is the duty cycle of the clock presented at the DAC input, please note that due to phase mismatch in balun used to convert single ended clock to differential clock the first zero may move around the limit of the 4th and the 5th Nyquist zones. Ideally $k = 1/2$.

RF mode:

$$
Pout(X) = 20 \cdot log_{10} \cdot \left[\frac{\left| k \cdot sinc\left(\frac{k \cdot \pi \cdot X}{2}\right) \cdot sin\left(\frac{k \cdot \pi \cdot X}{2}\right). \cos(\pi.X) \right|}{0.893} \right]
$$

where k is as per in NRTZ mode.

Figure 5-8. Max available Pout[dBm] at nominal gain vs Fout[GHz] in the four output modes at 3 GSps, combined with IUCM, over four nyquist zones, computed for Tτ =75 ps.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

The Game

Figure 5-9. Max available Pout[dBm] at nominal gain vs Fout[GHz] in the four output modes at 2 GSps, combined with IUCM, over four nyquist zones, computed for $T\tau$ = 75 ps

5.5 PSS (Phase Shift Select Function)

It is possible to adjust the timings between the sampling clock and the DSP output clock (which frequency is given by the following formula: Sampling clock / 2NX where N is the MUX ratio, X the output clock division factor).

The DSP clock output phase can be tuned over a range of 3.5 input clock cycles (7 steps of half a clock cycle) in addition to the intrinsic propagation delay between the DSP clock (DSP, DSPN) and the sampling clock (CLK, CLKN).

Three bits are provided for the phase shift function: PSS[2:0].

By setting these 3 bits to 0 or 1, one can add a delay on the DSP clock in order to properly synchronize the input data of the DAC and the sampling clock (the DSP clock should be applied to the FPGA and should be used to clock the DAC digital input data).

In order to determine how much delay needs to be added on the DSP clock to ensure the synchronization between the input data and the sampling clock within the DAC, the HTVF and STVF bits should be monitored. Refer to [Section 5.7 on page 29](#page-28-0).

Note: In MUX 4:1 mode the 8 settings are relevant, in MUX 2:1 only the four first settings are relevant since the four last ones will yield exactly the same results.

Figure 5-11. PSS Timing Diagram for 2:1 MUX, OCDS[00]

5.6 Output Clock Division Select Function

It is possible to change the DSP clock internal division factor from 1 to 2 and 4 with respect to the sampling clock/2N where N is the MUX ratio. This is possible via the OCDS "Output Clock Division Select" bits.

OCDS is used to obtain a synchronisation clock for the FPGA slow enough to allow the FPGA to operate with no further internal division of this clock, thus its internal phase is determined by the DSP clock phase. This is useful in a system with multiple DACs and multiple FPGAs to guarantee deterministic phase relationship between the FPGAs after a synchronisation of all the DACs.

Label	Value	Description		
	00	DSP clock frequency is equal to the sampling clock divided by 2N		
	01	DSP clock frequency is equal to the sampling clock divided by 2N [*] 2		
OCDS [1:0]	10	Not allowed		
	11	Not allowed		

Table 5-3. OCDS[1:0] Coding Table

Figure 5-12. OCDS Timing Diagram for 4:1 MUX

5.7 Synchronization FPGA-DAC: IDC_P, IDC_N, HTVF and STVF Functions

IDC_P, IDC_N: Input Data check function (LVDS signal).

HTVF: Hold Time Violation Flag. (CMOS3.3V signal)

STVF: Setup Time Violation Flag. (CMOS3.3V signal)

This signal is toggling at each cycle synchronously with other data bits. This signal should be considered as DAC input data that is toggling at each cycle.

This signal should be generated by the FPGA in order the DAC to check in real-time if the timings between the FPGA and the DAC are correct.

Figure 5-14. IDC Timing vs Data Input

The information on the timings is then given by HTVF, STVF signals (flags).

Table 5-4. HTVF, STVF Coding Table

Label	Value	Description	
	0	SYNCHRO OK	
HTVF		Data Hold time violation detected	
	0	SYNCHRO OK	
STVF		Data Setup time violation detected	

During Monitoring STVF indicates setup time of data violation (Low -> OK, High -> Violation), HTVF indicates hold time of data violation (Low -> OK, High -> Violation).

Principle of Operation:

The Input Data Check pair (IDC_P, IDC_N) will be sampled three times with half a master clock period shift (the second sample being synchronous with all the data sampling instant), these three samples will be compared, and depending on the results of the comparison a violation may be signalled.

- Violation of setup time -> STVF is high level
- Violation of hold time -> HTVF is high level

In case of violation of timing (setup or hold) the user has two solutions:

- Shift phase in the FPGA PLL (if this functionality is available in FPGA) for changing the internal timing of DATA and Data Check signal inside FPGA.
- Shift the DSP clock timing (Output clock of the DAC which can be used for FPGA synchronization refer to [Section 5.5 on page 26](#page-25-0)), in this case this shift also shift the internal timing of FPGA clock.
- Note: When used, it should be routed as the data signals (same layout rules and same length). if not used, it should be driven to an LVDS low or high level.

For further details, refer to application note AN1087.

5.8 OCDS, IUCM, MUX Combinations Summary

	MUX IUCM		OCDS		PSS range	Data rate	Comments	
Ω	$\mathbf{1}$ $\mathbf{1}$		ON	00	DSP clock division factor 16	0 to $7/(2Fs)$ by $1/(2Fs)$ steps	Fs/8	Refer to Section 5.6
Ω				01	DSP clock division factor 32			
0		1		10	Not allowed			
0	$\mathbf{1}$			11	Not allowed			
0	4:1	$\mathbf{0}$	OFF, normal mode	00	DSP clock division factor 8	0 to $7/(2Fs)$ by $1/(2Fs)$ steps	Fs/4	Refer to Section 5.6
Ω		0		01	DSP clock division factor 16			
0		0		10	Not allowed			
0		$\mathbf 0$		11	Not allowed			
$\mathbf{1}$		$\mathbf{1}$	ON	00	DSP clock division factor 8	0 to $7/(2Fs)$ by $1/(2Fs)$ steps	Fs/4	Not recommended mode, not guaranteed
$\mathbf{1}$		1		01	DSP clock division factor 16			
$\mathbf{1}$		$\mathbf{1}$		10	Not allowed			
$\mathbf{1}$		$\mathbf{1}$		11	Not allowed			
$\mathbf{1}$	2:1	$\mathbf{0}$	OFF, normal mode	00	DSP clock division factor 4	0 to $7/(2Fs)$ by $1/(2Fs)$ steps	Fs/2	Refer to Section 5.6
$\mathbf{1}$	0			01	DSP clock division factor 8			
1		0		10	Not allowed			
1		0		11	Not allowed			

Table 5-5. OCDS, IUCM, MUX, PSS Combinations Summary

Note: Behaviour according to MUX, OCDS and PSS combination is independent of output mode (MODE). For operation in OCDS [10], please contact hotline-bdc@e2v.com

5.9 Synchronization Functions for Multi-DAC Operation

In order to synchronize the timings, a SYNC operation can be generated.

After the application of the SYNC signal the DSP clock from the DAC will stop for a period and after a constant and known time the DSP clock will start up again.

There are two SYNC functions integrated in this DAC:

- a power up reset, which is triggered by the power supplies if the dedicated power up sequence is applied Vccd => Vcca3 => Vcca5;
- External SYNC pulse applied on (SYNC, SYNCN).

The external SYNC is LVDS compatible (same buffer as for the digital input data). It is active high.

Depending on the settings for OCDS, PSS and also the MUX ratio the width of the SYNC pulse must be greater than a certain number of external clock pulses. It is also necessary that the sync pulse be synchronized with the system clock and is an integer number of clock pulses. See application note (ref 1087) for further details.

Figure 5-16. Reset Timing Diagram (4:1 MUX)

Important note:

For EV10DS130A:

- **See erratasheet (ref 1125) for SYNC condition of use.**
- **SYNC, SYNCN pins have to be driven.**

For EV10DS130B:

- **SYNC, SYNCN pins can be left floating if unused.**
- **No specific timing constraints (other than T1 and T2) are required.**

5.10 Gain Adjust GA Function

This function allows to adjust the internal gain of the DAC to cancel the initial gain deviation.

The gain of the DAC can be adjusted by ±11% by tuning the voltage applied on GA by varying GA potential from 0 to V_{CCA3} .

GA max is given for GA = 0 and GA min for GA = V_{CCA3}

5.11 Diode Function

A diode is available to monitor the die junction temperature of the DAC.

For the measurement of die junction temperature, a temperature sensor (such as ADM1032) can be used.

In characterization measurement a current of 1 mA is applied on the DIODE pin. The voltage across the DIODE pin and the DGND pin gives the junction temperature using the intrinsic diode characteristics below [Figure 5-19](#page-32-0).

Junction **T**emperature Versus Diode voltage for I=1mA

6. PIN DESCRIPTION

Pinout Table

Pinout Table (Continued)

Pinout Table (Continued)

Pinout Table (Continued)

Pinout Table (Continued)

7. APPLICATION INFORMATION

For further details, please refer to application note 1087.

7.1 Analog Output (OUT/OUTN)

The analog output should be used in differential way as described in the figures below.

If the application requires a single-ended analog output, then a balun is necessary to generate a singleended signal from the differential output of the DAC.

Figure 7-1. Analog Output Differential Termination

Note: The AC coupling capacitors should be chosen as broadband capacitors with a value depending on the application.

7.2 Clock Input (CLK/CLKN)

The DAC input clock (sampling clock) should be entered in differential mode as described in [Figure 7-3.](#page-39-0)

Note: The buffer is internally pre-polarized to 2.5V (buffer between V_{CCAS} and AGND).

Figure 7-4. Clock Input Differential with Balun

Note: The AC coupling capacitors should be chosen as broadband capacitors with a value depending on the application.

7.3 Digital Data, SYNC and IDC Inputs

LVDS buffers are used for the digital input data, the reset signal (active high) and IDC signal.

They are all internally terminated by $2 \times 50\Omega$ to ground via a 3.75 pF capacitor.

- Notes: 1. In the case when only two ports are used (2:1 MUX ratio), then the unused data should be left open (no connect).
	- 2. Data and IDC signals should be routed on board with the same layout rules and the same length than the data.
	- 3. In the case, the SYNC is not used, it is necessary to bias the SYNC to 1.1V and SYNCN to 1.4V on EV10DS130A

7.4 DSP Clock

The DSP, DSPN output clock signals are LVDS compatible.

They have to be terminated via a differential 100 Ω termination as described in [Figure 7-6](#page-40-0).

Figure 7-6. DSP Output Differential Termination

7.5 Control Signal Settings

The MUX, MODE, PSS and OCDS control signals use the same static input buffer.

Logic "1" = 200 K Ω to Ground, or tied to V_{CCD} = 3.3V or left open Logic "0" = 10Ω to Ground or Grounded

The control signal can be driven by FPGA.

Figure 7-8. Control Signal Settings with FPGA

Logic "1" > V_{IH} or V_{CCD} = 3.3V Logic " 0 " < V_{II} or 0V

7.6 HTVF and STVF Control Signal

The HTVF and STVF control signals is a output 3.3V CMOS buffer.

These signals could be acquired by FPGA.

Figure 7-9. Control Signal Settings with FPGA

In order to modify the $V_{\text{OH}}/V_{\text{OH}}$ value, pull up and pull down resistances could be used, or a potential divider.

7.7 GA Function Signal

This function allows adjustment of the internal gain of the DAC.

The gain of the DAC can be tuned with applied analog voltage from 0 to V_{CCAS}

This analog input signal could be generated by a DAC control by FPGA or microcontroller.

Figure 7-10. Control Signal Settings with GA

7.8 Power Supplies Decoupling and Bypassing

The DAC requires 3 distinct power supplies:

 V_{CCAS} = 5.0V (for the analog core) V_{CCA3} = 3.3V (for the analog part) V_{CCD} = 3.3V (for the digital part)

It is recommended to decouple all power supplies to ground as close as possible to the device balls with 100 pF in parallel to 10nF capacitors. The minimum number of decoupling pairs of capacitors can be calculated as the minimum number of groups of neighbouring pins.

4 pairs of 100pF in parallel to 10 nF capacitors are required for the decoupling of V_{CCAS} . 4 pairs for the V_{CCA3} is the minimum required and finally, 10 pairs are necessary for V_{CCD} .

Each power supply has to be bypassed as close as possible to its source or access by 100 nF in parallel to 22 µF capacitors (value depending of DC/DC regulators).

Analog and digital ground plane shoud be merged.

7.9 Power Up Sequencing

For EV10DS130B there is no forbidden power-up sequence, nor power supplies dependency requirement.

For EV10DS130A the following instructions must be implemented:

Power-up sequence:

It is necessary to raise V_{CCA5} power supply within the range 5.20V up to a recommended maximum of 5.60V during at least 1ms at power up. Then the supply voltage has to settle within 500 ms to a steady nominal supply voltage within a range of 4.75V up to 5.25V.

A power-up sequence on V_{CCAS} that does not comply with the above recommendation will not compromise the functional operation of the device. Only the noise floor will be affected.

Figure 7-12. Power-up Sequence

The rise time for any of the power supplies (V_{CCAS} , V_{CCAS} and V_{CCD}) shall be ≤ 10 ms.

At power-up a SYNC pulse is internally and automatically generated when the following sequence is satisfied: V_{CCD} , V_{CCA3} and V_{CCA5} . To cancel the SYNC pulse at power-up, it is necessary to apply the sequence: V_{CCAS} , V_{CCAS} , V_{CCD} . (V_{CCAS} can not reach 0.5V until V_{CCAS} is greater than 4.5V. V_{CCD} can not reach 0.5V until V_{CCA3} is greater than 3.0V). Any other sequence may not have a deterministic SYNC behaviour. See erratasheet (ref 1125) for specific condition of use relative to the SYNC operation.

Relationship between power supplies:

Within the applicable power supplies range, the following relationship shall always be satisfied $V_{CCA3} \geq V_{CCD}$, taking into account AGND and DGND planes are merged and power supplies accuracy.

8. PACKAGE DESCRIPTION

8.1 Ci-CGA255 Outline

8.2 CLGA255 Outline

8.3 CCGA255 Outline

8.4 Thermal Characteristics

Assumptions:

- Die thickness = 300 µm
- No convection
- Pure conduction
- No radiation

Typical Assumptions:

- Convection according to JEDEC
- Still air
- Horizontal 2s2p board
- Board size 114.3 × 76.2 mm, 1.6 mm thickness

9. DIFFERENCES BETWEEN EV10DS130A AND EV10DS130B

EV10DS130A and EV10DS130B exhibit the same dynamic performances.

EV10DS130B requires no specific dependency between power supplies nor power up sequences while the EV10DS130A does require specific power up sequences as described in [Section 7.9 on page 44.](#page-43-0)

Maximum supported sampling frequency with DSP clock feature for EV10DS130B is 2.1GHz due to internal jitter. It is however possible to benefit from the EV10DS130B DAC performances up to 3GHz if specific system architecture is implemented. Please refer to application AN1141 for further information.

No SYNC timing constraints (other than T1 T2) are required on EV10DS130B.

As a summary

When using EV10DS130A, please ensure your system fulfills those specific recommendations

- Power Up Sequence (See [Section 7.9 on page 44](#page-43-0))
- Power supplies dependency (see [Section 7.9 on page 44\)](#page-43-0)
- SYNC pin have to be driven in any case
- Please refer to errata sheet 1125

When using EV10DS130B, please ensure your system fulfills those specific recommendations

• In case sampling frequency is above 2.1 Gsps, please read the AN1141 "Using EV1xDS130B at sampling rate higher than 2.1GSps"

Please refer to application note AN1140 "Replacing EV1xDS130A with EV1xDS130B" for further details

10. ORDERING INFORMATION

Table 10-1. Ordering Information

11. REVISION HISTORY

This table provides revision history for this document.

Table of Contents

IMPORTANT NOTICE

Teledyne e2v provides technical and reliability data, including datasheets, design resources, application and other recommendations ("Resources") "as is" at the date of its disclosure. All Teledyne e2v Resources are subject to change without notice to improve reliability, function or design, or otherwise.

These Resources are intended for skilled developers designing with Teledyne e2v products. You are solely responsible for a. selecting the appropriate Teledyne e2v products for your application, b. designing, validating and testing your application, and c. ensuring your application meets applicable standards, and any other safety, security, or other requirements.

Teledyne e2v makes no warranty, representation or guarantee regarding the suitability of these Resources for any particular purpose, or the continuing production of any of its products. Teledyne e2v grants you permission to use these Resources only for the development of an application that uses the Teledyne e2v products described in the Resource. Other reproduction and display of these Resources are not permitted. No license, express or implied, to Teledyne e2vintellectual property right or to any third party intellectual property right is granted by this document or by the conduct of Teledyne e2v.

To the maximum extent permitted by law, Teledyne e2v disclaims (i) any and all liability for any errors, inaccuracies or incompleteness contained in these Resources, or arising out of the application of or use of these Resources, and (ii) any and all express or implied warranties, including those of merchantability, fitness for a particular purpose or non-infringement of intellectual property rights. You shall fully indemnify Teledyne e2v against, any claims, damages, costs, losses, and liabilities arising out of your application of or use of these Resources.

Teledyne e2v's acceptance of any products purchase orders is expressly conditioned upon your assent to Teledyne e2v's General Terms and Conditions of Sale which are stated in any Teledyne e2v's offer and can be found at www.teledyne-e2v.com/about-us/terms-and-conditions/.

The provision of these Resources by Teledyne e2v does not expand or otherwise alter Teledyne e2v's applicable warranties or warranty disclaimers for Teledyne e2v products.

Mailing Address: Teledyne e2v Semiconductors SAS, Avenue de Rochepleine, 38120 Saint Egrève, France. Telephone: +33 4 76 58 30 00

e-mail: gre-hotline-bdc@teledyne.com

Copyright © 2023, Teledyne e2v Semiconductors SAS