e2V

AT84AD001C Dual 8-bit 1 Gsps ADC

Datasheet

1. Features

- **Dual ADC with 8-bit Resolution**
- **1 Gsps Sampling Rate per Channel, 2 Gsps in Interleaved Mode**
- **Single or 1:2 Demultiplexed Output**
- **LVDS Output Format (100**Ω**)**
- **500 mVpp Analog Input (Differential Only)**
- **Differential or Single-ended 50**Ω **PECL/LVDS Compatible Clock Inputs**
- **Power Supply: 3.3V (Analog), 3.3V (Digital), 2.25V (Output)**
- **LQFP144 or LQFP-ep 144L Green Packages**
- **Temperature Range:**
	- **0°C < Tamb < 70**°**C (Commercial Grade)**
	- **–40°C < Tamb < 85**°**C (Industrial Grade)**
- **3-wire Serial Interface**
	- **16-bit Data, 3-bit Address**
	- **1:2 or 1:1 Output Demultiplexer Ratio Selection**
	- **Full or Partial Standby Mode**
	- **Analog Gain (± 1.5 dB) Digital Control**
	- **Input Clock Selection**
	- **Analog Input Switch Selection**
	- **Synchronous Data Ready Reset**
	- **Data Ready Delay Adjustable on Both Channels**
	- **Interleaving Functions:**
		- **Offset and Gain (Channel to Channel) Calibration**
		- **Digital Fine SDA (Fine Sampling Delay Adjust) on One Channel**
	- **Internal Static or Dynamic Built-In Test (BIT)**

2. Performance

- **Low Power Consumption: 0.75W Per Channel**
- **Power Consumption in Standby Mode: 120 mW**
- **1.5 GHz Full Power Input Bandwidth (–3 dB)**
- **Flat ENOB (DC to 1 GHz)**
- **SNR = 45 dB Typ (7.2 bit ENOB), THD = –51 dBc, SFDR = –54 dBc at Fs = 1 Gsps Fin = 500 MHz**
- **2-tone IMD3: –54 dBc (499 MHz, 501 MHz) at 1 Gsps**
- **DNL = 0.25 LSB, INL = 0.5 LSB**
- **Low Bit Error Rate (10–13) at 1 Gsps**

3. Application

- **Digital Oscilloscopes**
- **Communication Receivers (I/Q)**
- **Direct RF Down Conversion**
- **High Speed Data Acquisition**

4. Description

The AT84AD001C is a monolithic dual 8-bit analog-to-digital converter, offering low 1.56W power consumption and excellent digitizing accuracy. It integrates dual on-chip track/holds that provide an enhanced dynamic performance with a sampling rate of up to 1 Gsps and an input frequency bandwidth of over 1.5 GHz. The dual concept, the integrated demultiplexer and the easy interleaving mode make this device user-friendly for all dual channel applications, such as direct RF conversion or data acquisition. The *smart* function of the 3-wire serial interface eliminates the need for external components, which are usually necessary for gain and offset tuning and setting of other parameters, leading to space and power reduction as well as system flexibility.

5. Functional Description

The AT84AD001C is a dual 8-bit 1 Gsps ADC based on advanced high-speed BiCMOS technology.

Each ADC includes a front-end analog multiplexer followed by a Sample and Hold (S/H), and an 8-bit flash-like architecture core analog-to-digital converter. The output data is followed by a switchable 1:1 or 1:2 demultiplexer and LVDS output buffers (100Ω).

Two over-range bits are provided for adjustment of the external gain control on each channel.

A 3-wire serial interface (3-bit address and 16-bit data) is included to provide several adjustments:

- Analog input range adjustment (±1.5 dB) with 8-bit data control using a 3-wire bus interface (steps of 0.011 dB)
- Analog input switch: both ADCs can convert the same analog input signal I or Q
- Output format: DMUX 1:1 or 1:2 with control of the output frequency on the data ready output signal
- Partial or full standby on channel I or channel Q
- Clock selection:
	- Two independent clocks: CLKI and CLKQ
	- One master clock (CLKI) with the same phase for channel I and channel Q
	- One master clock but with two phases (CLKI for channel I and CLKIB for channel Q)
- ISA: Internal Settling Adjustment on channel I and channel Q
- FiSDA: Fine Sampling Delay Adjustment on channel Q (in interleaving mode)
- Adjustable Data Ready Output Delay on both channels
- Test mode: decimation mode (by 16), Built-In Test

A calibration phase is provided to set the two DC offsets of channel I and channel Q close to code 127.5 and calibrate the two gains. This calibration might be launched several times before the optimum is reached. The offset and gain error can also be set externally via the 3-wire serial interface.

The AT84AD001C operates in fully differential mode from the analog inputs up to the digital outputs. The AT84AD001C features a full-power input bandwidth of 1.5 GHz.

Figure 5-1. Simplified Block Diagram

6. Typical Applications

Figure 6-1. Satellite Receiver Application

Figure 6-2. Dual Channel Digital Oscilloscope Application

Table 6-1. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Analog positive supply voltage	V_{CCA}	3.6	v
Digital positive supply voltage	V_{CCD}	3.6	v
Output supply voltage	V _{CCO}	3.6	ν
Maximum difference between V_{CCA} and V_{CCD}	V_{CCA} to V_{CCD}	± 0.8	v
Minimum V _{CCO}	V _{CCO}	1.6	\vee
Analog input voltage	V_{INI} or V_{INIB} V_{INQ} or V_{INQB}	$1/-1$	v
Digital input voltage	V_D	-0.4 to V_{CCD} + 0.4	\vee
Clock input voltage	V_{CLK} or VC_{LKB}	-0.4 to V_{CCD} + 0.4	\vee
Maximum difference between V _{CLK} and V _{CLKB}	$V_{CLK} - V_{CLKB}$	-2 to 2	v
Maximum junction temperature	T_{J}	125	°C
Storage temperature	${\mathsf T}_{\text{stg}}$	-55 to 150	$^{\circ}$ C
Lead temperature (soldering 10s)	$\mathsf{T}_{\mathsf{leads}}$	300	$^{\circ}C$

Note: Absolute maximum ratings are limiting values (referenced to GND = 0V), to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum ratings may affect device reliability.

Table 6-2. Recommended Conditions of Use

Parameter	Symbol	Comments	Recommended Value	Unit
Analog supply voltage	V_{CCA}		3.3	
Digital supply voltage	V_{CCD}		3.3	
Output supply voltage	V _{CCO}		2.25	
Differential analog input voltage (full-scale)	$V_{INi} - V_{IniB}$ or $V_{\text{INO}} - V_{\text{INOB}}$		500	mVpp
Differential clock input level	Vinclk		600	mVpp
Internal Settling Adjustment (ISA) with a 3-wire	ISA	1:1 DMUX	0	ps
serial interface for channel I and channel Q		$1:2$ DMUX	-100	ps
Operating temperature range	$\mathsf{T}_{\mathsf{Ambient}}$	Commercial grade Industrial grade	$0 < T_{amb} < 70$ $-40 < T_{amb} < 85$	°C

7. Electrical Operating Characteristics

Unless otherwise specified:

- $V_{\text{CCA}} = 3.3V$; $V_{\text{CCD}} = 3.3V$; $V_{\text{CCO}} = 2.25V$
- $V_{INI} V_{INB}$ or $V_{INQ} V_{INQB} = 500$ mVpp full-scale differential input
- LVDS digital outputs (100Ω)
- T_{amb} (typical) = 25°C
- Full temperature range: $0^{\circ}C < T_{amb} < 70^{\circ}C$ (commercial grade)

Table 7-1. Electrical Operating Characteristics in Nominal Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Resolution			8		Bits
Coding			Binary		
Power Requirements					
Positive supply voltage					
- Analog	V_{CCA}	3.15	3.3	3.45	V
- Digital	V_{CCD}	3.15	3.3	3.45	V
-Output digital (LVDS) and serial interface	V _{CCO}	2.0	2.25	2.5	v
Supply current (1:1 DMUX mode, 1 clock)					
- Analog	I_{CCA}		145	179	mA
- Digital	I_{CCD}		248	274	mA
- Output	$I_{\rm CO}$		88	119	mA
Supply current (1:2 DMUX mode, 2 clocks)					
- Analog	I_{CCA}		145	179	mA
- Digital	I_{CCD}		296	349	mA
- Output	I_{CCO}		158	214	mA
Supply current (1:2 DMUX mode, 1 clock)					
- Analog	I_{CCA}		145	179	mA
- Digital	I_{CCD}		272	309	mA
- Output	I_{CCO}		154	209	mA
Supply current (1:1 DMUX mode, partial standby) - Analog					
- Digital	I_{CCA}		79	94	mA
- Output	I_{CCD}		170	189	mA
	I_{CCO}		48	64	mA
Supply current (1:2 DMUX mode, partial standby)					
- Analog	I_{CCA}		79	94	mA
- Digital	I_{CCD}		157	204	mA
- Output	I_{CCO}		81	109	mA
Supply current (Full Standby)					
- Analog	I_{CCA}		14	19	mA
- Digital	I_{CCD}		20	38	mA
- Output	I_{CCO}		4.3	6.5	mA
Nominal dissipation (1 clock, 1:1 DMUX mode, 2 channels)	P_D		1.5		W
Nominal dissipation (full standby mode)	stbpd		120		mW
Nominal Power dissipation (1 clock, 1:2 DMUX)	P_D		1.7		W

Notes: 1. See [Figure 7-1 on page 13](#page-12-0) for more information.

2. The gain setting is 0 dB, one clock input, no standby mode [full power mode], 1:1 DMUX, calibration off.

Table 7-2. Electrical Operating Characteristics

Notes: 1. BER with sinewave at –1 dBFS at Fin = 250 MHz.

2. Gain setting is 0 dB, two clock inputs, no standby mode [full power mode], 1:2 DMUX, calibration on.

Parameter	Symbol	Min	Typ	Max	Unit
AC Performance					
Signal-to-noise Ratio					
$Fs = 1 Gsps$ $Fin = 20 MHz$		42	45		dBc
$Fs = 1 Gsps$ $Fin = 500$ MHz	SNR	40	45		dBc
$Fs = 1 Gsps$ $Fin = 1 GHz$			43		dBc
Effective Number of Bits					
$Fs = 1 Gsps$ $Fin = 20 MHz$		$\overline{7}$	7.3		Bits
$Fs = 1 Gsps$ $Fin = 500 MHz$	ENOB	6.5	7.2		Bits
$Fs = 1 Gsps$ $Fin = 1 GHz$			$\overline{7}$		Bits
Total Harmonic Distortion (First 9 Harmonics)					
$Fs = 1 Gsps$ $Fin = 20 MHz$		48	55		dBc
$Fs = 1 Gsps$ $Fin = 500$ MHz	ITHDI	45	51		dBc
$Fs = 1 Gsps$ $Fin = 1 GHz$			45		dBc
Spurious Free Dynamic Range					
$Fs = 1 Gsps$ $Fin = 20 MHz$		50	56		dBc
$Fs = 1 Gsps$ $Fin = 500$ MHz	ISFDRI	48	54		dBc
$Fs = 1 Gsps$ $Fin = 1 GHz$			50		dBc
Two-tone Inter-modulation Distortion (Single Channel)					
F_{IN1} = 499 MHz, F_{IN2} = 501 MHz at Fs = 1 Gsps	IMD		-54		dBc
Band flatness from DC up to 600 MHz			±0.5		dB
Phase matching using auto-calibration and FiSDA in interleaved mode (channel I and Q) $Fin = 250$ MHz $Fs = 1 Gsps$	dφ	-0.7	$\mathbf 0$	0.7	\circ
Crosstalk channel I versus channel Q Fin = 250 MHz, Fs = 1 Gsps ⁽²⁾	Cr		-65		dB

Table 7-3. AC Performances

Notes: 1. Differential input [-1 dBFS analog input level], gain setting is 0 dB, two input clock signals, no standby mode,

1:1 DMUX, $ISA = 0$ ps.

2. Measured on the AT84AD001TD-EB Evaluation Board.

Parameter	Symbol	Min	Typ	Max	Unit
AC Performance					
Signal-to-noise Ratio					
$Fin = 500 MHz$ $Fs = 1 Gsps$		39	45		dBc
Effective Number of Bits					
$Fin = 500 MHz$ $Fs = 1 Gsps$		6.0	7.2		Bits
Total Harmonic Distortion (First 9 Harmonics)					
$Fs = 1 Gsps$ $Fin = 500$ MHz		39	51		dBc
Spurious Free Dynamic Range					
$Fin = 500$ MHz $Fs = 1 Gsps$		42	54		dBc

Table 7-4. AC Performances over Full Industrial Temperature Range $(-40^{\circ}C < T_{amb} < 85^{\circ}C)$

Table 7-5. AC Performances in Interleaved Mode

Parameter	Symbol	Min	Typ	Max	Unit
Interleaved Mode					
Maximum equivalent clock frequency Fint = $2 \times Fs$ Where $Fs = external clock frequency$	F_{int}	\overline{c}			Gsps
Minimum clock frequency	F_{int}		20		Msps
Differential non-linearity in Interleaved mode	intDNL		0.25		LSB
Integral non-linearity in Interleaved mode	intlNL		0.5		LSB
Signal-to-noise Ratio in Interleaved Mode					
$Fint = 2 Gsps$ $Fin = 20 MHz$			42		dBc
$Find = 2 Gsps$ $Find = 250 MHz$	iSNR		40		dBc
Effective Number of Bits in Interleaved Mode					
Fint = 2 Gsps Fin = 20 MHz	iENOB		7.1		Bits
Fint = 2 Gsps Fin = 250 MHz			6.8		Bits
Total Harmonic Distortion in Interleaved Mode					
Fint = 2 Gsps Fin = 20 MHz	liTHDI		52		dBc
$Find = 2 Gsps$ $Find = 250 MHz$			49		dBc
Spurious Free Dynamic Range in Interleaved Mode					
$Find = 2 Gsps$ $Find = 20 MHz$	liSFDRI		54		dBc
Fint = 2 Gsps Fin = 250 MHz			52		dBc
Two-tone Inter-modulation Distortion (Single Channel) in Interleaved Mode					
F_{IN1} = 249 MHz, F_{IN2} = 251 MHz at F_{int} = 2 Gsps	ilMD		-54		dBc

Note: One analog input on both cores, clock I samples the analog input on the rising and falling edges. The calibration phase is necessary. The gain setting is 0 dB, one input clock I, no standby mode, 1:1 DMUX, FiSDA adjustment.

Table 7-6. Switching Performances

Notes: 1. All timing characteristics are specified at ambient temperature but also apply to the specified temperature range (the variation over the specified temperature range is negligible).

2. Data Ready signal is centered on Data by TOD-TDR ns.

Figure 7-1. Differential Inputs Voltage Span (Full-scale)

The analog input full-scale range is 0.5V peak-to-peak (Vpp), or –2 dBm into the 50Ω (100Ω differential) termination resistor. In differential mode input configuration, this means 0.25V on each input, or ±125 mV around common mode voltage.

7.1 Timing Diagrams

Figure 7-2. 1:1 DMUX Mode, Clock $I \rightarrow ADC$ I, Clock $Q \rightarrow ADC$ Q

Notes: 1. VIN = VINI or VINQ depending on setting of bits D4 and D5 of 3WSI control register at address 000

- 2. Programmable delay is controlled via the 3WSI at address 111 (DRDA), refer to section 10 of the 0817G datasheet.
- 3. DOIB[0:7] and DOQB[0:7] are high impedance.
- 4. 3WSI Setting at address '000':

Figure 7-3. 1:1 DMUX Mode, Clock I \rightarrow ADC I, Clock I \rightarrow ADC Q, analog I \rightarrow ADC I, Analog Q \rightarrow ADC Q

Notes: 1. CLKOQ is high impedance.

- 2. DOIB[0:7] and DOQB[0:7] are high impedance.
- 3. Programmable delay is controlled via the 3WSI at address 111 (DRDA), refer to section 10 of the 0817G datasheet.
- 4. 3WSI Setting at address '000':

5. In the case of the following settings:

– Analog I \rightarrow ADC I, analog I \rightarrow ADC Q, 3WSI setting at address '000' is

Then, DOQA[0:7] will output the same data as DOIA[0:7], ie data N, N+1, N+2… synchronously.

– Analog $Q \rightarrow ADC$ I, analog $Q \rightarrow ADC$ Q, 3WSI setting at address '000' is

D ₁₅	D ₁₄	D ₁₃	D ₁₂	D11	D ₁₀	D ₉	D8	D7 - -	D ₆	D5	D ₄	D ₃	D ₂	D ₁	D ₀
$\overline{}$	λ			\checkmark Λ	v										

Then, DOQA[0:7] will output the same data as DOIA[0:7], ie data M, M+1, M+2… synchronously.

- Notes: 1. CLKOQ is high impedance.
	- 2. DOIB[0:7] and DOQB[0:7] are high impedance.
	- 3. Programmable delay is controlled via the 3WSI at address 111 (DRDA), refer to section 10 of the 0817G datasheet.
	- 4. 3WSI Setting at address '000':

Figure 7-5. 1:1 DMUX Mode, Clock I → ADC I, Clock IN → ADC Q

Notes: 1. CLKOQ is high impedance.

- 2. DOIB[0:7] and DOQB[0:7] are high impedance.
- 3. Programmable delay is controlled via the 3WSI at address 111 (DRDA), refer to section 10 of the 0817G datasheet.
- 4. VINx = VINI or VINQ with the following 3WSI settings:
- VINx = VINI, then, Analog I \rightarrow ADC I, analog I \rightarrow ADC Q, 3WSI setting at address '000' is

– VINx = VINQ, then, Analog Q \rightarrow ADC I, analog Q \rightarrow ADC Q, 3WSI setting at address '000' is

Figure 7-6. 1:2 DMUX Mode, Clock $I \rightarrow ADC$ I, Clock $Q \rightarrow ADC$ Q

- Notes: 1. Programmable delay is controlled via the 3WSI at address 111 (DRDA), refer to [Section 10. "Test and](#page-31-0) [Control Features" on page 32.](#page-31-0)
	- 2. 3WSI Setting at address '000':

Figure 7-7. 1:2 DMUX Mode, Clock $I \rightarrow ADC$ 1, Clock $I \rightarrow ADC$ Q

- Notes: 1. Programmable delay is controlled via the 3WSI at address 111 (DRDA), refer to section 10 of the 0817G datasheet.
	- 2. CLKOQ is high impedance.
	- 3. 3WSI Setting at address '000':

4. In the case of the following settings:

– Analog I \rightarrow ADC I, analog I \rightarrow ADC Q, 3WSI setting at address '000' is:

Then, $DOQx[0:7]$ will output the same data as $DO1x[0:7]$, with $x = A$ or B

– Analog $Q \rightarrow ADC$ I, analog $Q \rightarrow ADC$ Q, 3WSI setting at address '000' is

Then, $DOQx[0:7]$ will output the same data as $DO1x[0:7]$, with $x = A$ or B

Figure 7-8. 1:2 DMUX Mode, Clock I \rightarrow ADC I, Clock IN \rightarrow ADC Q, Analog I \rightarrow ADC I, Analog Q \rightarrow ADC Q

- Notes: 1. Programmable delay is controlled via the 3WSI at address 111 (DRDA), refer to section 10 of the 0817G datasheet.
	- 2. CLKOQ is high impedance.
	- 3. 3WSI Setting at address '000':

- Notes: 1. Programmable delay is controlled via the 3WSI at address 111 (DRDA), refer to section 10 of the 0817G datasheet.
	- 2. CLKOQ is high impedance.
	- 3. VINx = VINI or VINQ with the following 3WSI settings:
	- VINx = VINI, then, Analog I \rightarrow ADC I, analog I \rightarrow ADC Q, 3WSI setting at address '000' is

D15	D14	D ₁₃	D ₁₂	D ₁₁	D10	D ₉	D8	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
	\checkmark ,,														

– VINx = VINQ, then, Analog Q \rightarrow ADC I, analog Q \rightarrow ADC Q, 3WSI setting at address '000' is

Figure 7-10. 1:1 DMUX Mode, Decimation Mode Test (1:16 Factor)

DOIB[0:7] and DOQB[0:7] are high impedance CLKOQ is high impedance

Notes: 1. The maximum clock input frequency in decimation mode is 750 Msps. 2. Frequency(CLKOI) = Frequency(Data) = Frequency(CLKI)/16.

Figure 7-11. Data Ready Reset

- Notes: 1. The Data Ready Reset is taken into account only 2 ns after it is asserted. The output clock first completes its cycle (if the reset occurs when it is high, it goes low only when its half cycle is complete; if the reset occurs when it is low, it remains low) and then only, remains in reset state (frozen to a low level in 1:1 DMUX mode). The next falling edge of the input clock after reset makes the output clock return to normal mode (after TDR).
	- 2. DDRB reset is needed whenever the following functions are changed: DMUX mode, FS/2 FS/4 function, clock frequency. BIT function (Test mode) in DMUX 1:2.

Figure 7-13. Data Ready Reset 1:2 DMUX Mode

Notes: 1. In 1:2 DMUX, Fs/2 mode:

The Data Ready Reset is taken into account only 2 ns after it is asserted. The output clock first completes its cycle (if the reset occurs when it is low, it goes high only when its half cycle is complete; if the reset occurs when it is high, it remains high) and then only, remains in reset state (frozen to a high level in 1:2 DMUX Fs/2 mode). The next rising edge of the input clock after reset makes the output clock return to normal mode (after TDR).

2. In 1:2 DMUX, Fs/4 mode:

The Data Ready Reset is taken into account only 2 ns after it is asserted. The output clock first completes its cycle (if the reset occurs when it is high, it goes low only when its half cycle is complete; if the reset occurs when it is low, it remains low) and then only, remains in reset state (frozen to a low level in 1:2 DMUX Fs/4 mode). The next rising edge of the input clock after reset makes the output clock return to normal mode (after TDR).

If you don't respect the RESET forbidden zone, The output Data and Data Ready have an uncertainty.If you interleave several ADC, you are not sure that all ADC outputs are synchronized.

Figure 7-14. Data Ready Reset with bad Timings

Note: You don't know exactly the clock in RESET edge and the clock in RESTART edge. For the clock CLKOI and CLKOQ, you are not sure that this two output clocks start at the same time. Maybe CLKOI starts with the first clock in edge and CLKOQ starts with the second clock in edge. The CLKOI and CLKOQ are in opposite phase (in same condition before the reset).

7.2 Functions Description

Table 7-7. Description of Functions

Name	Function		
$\mathsf{V}_{\mathsf{CCA}}$	Positive analog power supply	$VCCA = 3.3V$ $VCCD = 3.3V$ $VCCO = 2.25V$	
V_{CCD}	Positive digital power supply		
V _{CCO}	Positive output power supply		DOAI7 D0AI0
GNDA	Analog ground	$VINI \rightarrow$ $VINIB \rightarrow$	DOAION DOAI7N 32 D0BI0 DOBI7
GNDD	Digital ground	$VINO \rightarrow$	DOBI7N DOBION DOAQ7 D0AQ0
GNDO	Output ground	$VINQB \longrightarrow$	32 D0AQ0 DOAQ7 DOBQ0 DOQBQ7
V_{INI} , V_{INIB}	Differential analog inputs I	AT84AD001C $CLKI \longrightarrow$	DOBQ0N DOQBQ7N
V_{INO} , V_{INOB}	Differential analog inputs Q	$CLKIB \longrightarrow$	DOIRI, DOIRIN DOIRQ, DOIRQN
CLKOI, CLKOIN, CLKOQ, CLKOQN	Differential output data ready I and Q	$CLKO \rightarrow$	CLOCKOI, CLOCKOIB CLOCKOQ, CLOCKOQB
CLKI, CLKIN, CLKQ, CLKQN	Differential clock inputs I and Q	$CLKQB \longrightarrow$	\overline{c} Vtestl VtestQ
DDRB, DDRBN	Synchronous data ready reset I and Q		Vdiode
Mode	Bit selection for 3-wire bus or nominal setting	GNDD mode GNDA GNDO	clk data Idr
Clk	Input clock for 3-wire bus interface		
Data	Input data for 3-wire bus		
Ldn	Beginning and end of register line for 3-wire bus interface	DOIRI, DOIRIN DOIRQ, DOIRON	Differential output IN range data I and Q
<d0ai0:doai7> <d0ai0n:doai7n></d0ai0n:doai7n></d0ai0:doai7>	Differential output data port	VtestQ	Test voltage output for ADC Q (to be left open)
<d0bi0:dobi7> <d0bi0n:dobi7n></d0bi0n:dobi7n></d0bi0:dobi7>	channel I	Vtestl	Test voltage output for ADC I (to be left open)
<d0aq0:doaq7> <d0aq0n:doaq7n> <d0bq0:dobq7></d0bq0:dobq7></d0aq0n:doaq7n></d0aq0:doaq7>	Differential output data port channel Q	Cal	Output bit status internal calibration or Test Chip version indicator
<d0bq0n:dobq7n></d0bq0n:dobq7n>		Vdiode	Test diode voltage for T_{J} measurement

7.3 Digital Output Coding (Nominal Settings)

8. Pin Description

Table 8-1. AT84AD001C Pin Description (Continued)

9. Typical Characterization Results

Nominal conditions (unless otherwise specified):

- V_{CCA} = 3.3V; V_{CCD} = 3.3V; V_{CCO} = 2.25V
- $V_{\text{INI}} V_{\text{INB}}$ or V_{INQ} to $V_{\text{INQB}} = 500$ mVpp full-scale differential input
- LVDS digital outputs (100Ω)
- TA (typical) = 25° C
- Full temperature range: 0°C < TA < 70°C (commercial grade) or –40°C < TA < 85°C (industrial grade)

9.1 Typical Full Power Input Bandwidth

- \cdot Fs = 500 Msps
- \bullet Pclock = 0 dBm
- \bullet Pin = -1 dBFS
- Gain flatness $(\pm 0.5$ dB) from DC to > 500 MHz
- Full power input bandwidth at –3 dB > 1.5 GHz

Figure 9-1. Full Power Input Bandwidth

9.2 Typical DC, INL and DNL Patterns

1:2 DMUX mode, Fs/4 DR type

10. Test and Control Features

10.1 3-wire Serial Interface Control Setting

Table 10-1. 3-wire Serial Interface Control Settings

Mode	Characteristics
Mode = $1(2.25V)$	3-wire serial bus interface activated
Mode = $0(0V)$	3-wire serial bus interface deactivated Nominal setting: Dual channel I and Q activated One clock I 0 dB gain DMUX mode 1:1 DRDA $8Q = 0$ ps $ISA I & Q = 0$ ps $FISDA Q = 0 ps$ $Cal = 0$ Decimation test mode OFF Calibration setting OFF Data Ready = $Fs/4$

Note: In the AT84AD001C, the default setting is Fs/4 mode for DMUX 1:2 mode (it was Fs/2 in previous versions of the device AT84AD001Bxxx series).

10.1.1 3-wire Serial Interface and Data Description

The 3-wire bus is activated with the control bit mode set to 1. The length of the word is 19 bits: 16 for the data and 3 for the address. The maximum clock frequency is 50 MHz.

Table 10-2. 3-wire Serial Interface Address Setting Description (Continued)

Notes: 1. The Internal Settling Adjustment could change independently of the two analog sampling times (TA channels I and Q) of the sample/hold (with a fixed digital sampling time) with steps of ± 50 ps: Nominal mode will be given by Data2…Data0 = 100 or Data5…Data3 = 100. Data5…Data3 = 000 or Data2…Data0 = 000: sampling time is –200 ps compared to nominal. Data2…Data0 = 111 or Data5…Data3 = 111: sampling time is 150 ps compared to nominal. We recommend setting the ISA to 0 ps in 1:1 DMUX mode and to -100 ps in 1:2 DMUX mode to optimize the ADC's dynamic performance.

- 2. The Fine Sampling Delay Adjustment enables you to change the sampling time (steps of 4 ps) on channel Q more precisely, particularly in the interleaved mode.
- 3. A Built-In Test (BIT) function is available to rapidly test the device's I/O by either applying a defined static pattern to the dual ADC or by generating a dynamic ramp at the output of the dual ADC. This function is controlled via the 3-wire bus interface at the address 110. The maximum clock frequency in dynamic BIT mode is 1 Gsps. Please refer to ["Built-In Test \(BIT\)" on page 41](#page-40-0) for more information about this function. Dynamic BIT works on channel I when Clock I is applied and on channel Q when clock Q is applied.
- 4. The decimation mode enables you to lower the output bit rate (including the output clock rate) by a factor of 16, while the internal clock frequency remains unchanged. The maximum clock frequency in decimation mode is 1 Gsps.
- 5. The "S/H transparent" mode (address 101, Data4) enables bypassing of the ADC's track/hold. This function optimizes the ADC's performances at very low input frequencies (Fin < 50 MHz) with an increase of 2 dB in SNR.

- 6. If bit D2 "Chip version Test bit" is set to "0", the output bit Cal should change to high level when the ADC corresponds to AT84AD001C version (this function is not implemented in previous AT84AD001 and AT84AD001B versions).
- 7. With DRDA adjustment, you can shift the Output clock signal (shift the falling and rising edges) from –200 to +150 ps around its default value.
- 8. DDRB reset is needed whenever the following functions are changed: DMUX mode, FS/2 FS/4 function, clock frequency. BIT function (Test mode) in DMUX 1:2.

Setting for Address: 000	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	$D9^{(1)}$	D ₈	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D1	D ₀
Full standby mode	X	X	X	X	X	X	0	$\pmb{\times}$	X	X	X	X	X	X	$\mathbf{1}$	$\mathbf{1}$
Standby channel I ⁽²⁾	X	X	X	X	X	X	0	X	X	X	Х	X	X	X	0	1
Standby channel Q(3)	X	X	X	X	X	X	0	X	X	X	X	X	X	X	1	$\mathbf 0$
No standby mode	X	X	X	X	X	X	0	$\pmb{\times}$	X	X	X	X	X	X	0	$\mathbf 0$
Chip Version Test bit inactivated ⁽⁷⁾	X	X	X	X	X	X	$\mathbf 0$	X	X	X	X	X	X	1	X	X
Chip Version Test bit actual ⁽⁷⁾	X	X	X	X	X	Х	0	X	Χ	X	X	X	X	0	X	X
DMUX 1:2 mode	X	X	X	X	X	X	0	X	X	X	X	X	$\mathbf{1}$	X	X	X
DMUX 1:1 mode	X	X	X	X	X	X	0	$\boldsymbol{\mathsf{X}}$	X	X	X	X	$\mathbf 0$	X	X	X
Analog selection mode Input $I \rightarrow ADC$ I Input $Q \rightarrow ADC Q$	X	X	X	X	X	Х	0	X	Χ	X	1	1	x	X	X	Χ
Analog selection mode Input $I \rightarrow ADC$ I Input $I \rightarrow ADC Q$	X	X	X	X	X	X	0	X	X	X	$\mathbf{1}$	0	x	X	X	X
Analog selection mode Input $Q \rightarrow ADC$ I Input $Q \rightarrow ADC Q$	X	X	X	X	X	X	0	X	X	X	0	X	X	X	X	X
Clock Selection mode CLKI → ADC I $CLKQ \rightarrow ADCQ$	X	X	X	X	X	X	0	X	$\mathbf{1}$	1	X	X	X	X	X	X
Clock selection mode CLKI → ADC I $CLKI \rightarrow ADC Q$	X	X	X	X	X	Х	0	X	$\mathbf{1}$	0	X	X	X	X	X	X
Clock selection mode CLKI → ADC I CLKIN \rightarrow ADC Q	X	X	X	X	X	Х	0	X	0	X	X	X	X	X	X	Χ
Decimation OFF mode	X	X	X	X	X	X	0	0	X	X	X	X	X	X	X	X
Decimation ON mode	X	X	X	X	X	X	0	$\mathbf{1}$	X	X	X	X	X	X	X	X
Keep last calibration calculated value ⁽⁴⁾ No calibration phase	X	X	X	X	0	1	0	Χ	X	X	Χ	X	X	X	X	X
No calibration phase ⁽⁵⁾ No calibration value	X	X	X	X	0	$\mathbf 0$	0	X	X	X	$\boldsymbol{\mathsf{X}}$	X	X	X	X	X
Start a new calibration phase	X	X	X	X	1	1	0	X	X	X	X	X	X	X	X	X.

Table 10-3. 3-wire Serial Interface Data Setting Description

Setting for Address: 000	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D11	D ₁₀	$D9^{(1)}$	D ₈	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D1	D ₀
Control wait bit calibration ⁽⁶⁾	x	x	a	b	\checkmark ⋏	X	0	X	ㅅ	X	\checkmark ⋏	x	X	\checkmark ⌒	v ⋏	⋏
In 1:2 $DMUX$ FDataReady $1 & Q = Fs/4 \frac{(9)}{9}$	x	0	\checkmark ∧	\checkmark	x	X		х	⋏	X	\checkmark ⋏	v v	x	\checkmark ∧	X	
In 1:2 DMUX FDataReady $1 & Q = Fs/2^{(9)}$	\checkmark ᄉ		\checkmark ⌒	\checkmark ⌒	x	X		х	ㅅ	X	\checkmark ᄉ	x	X	\checkmark ⋏	v ᄉ	

Table 10-3. 3-wire Serial Interface Data Setting Description (Continued)

Notes: 1. D9 must be set to "0"

- 2. Mode standby channel I: use analog input I Vini, Vinib and Clocki.
- 3. Mode standby channel Q: use analog input Q Vinq, Vinqb and Clockq.
- 4. Keep last calibration calculated value – no calibration phase: D11 = 0 and D10 = 1. No new calibration is required. The values taken into account for the gain and offset are either from the last calibration phase or are default values (reset values).
- 5. No calibration phase – no calibration value: D11 = 0 and D10 = 0. No new calibration phase is required. The gain and offset compensation functions can be accessed externally by writing in the registers at address 010 for the offset compensation and at address 011 for the gain compensation.
- 6. The control wait bit gives the possibility to change the internal setting for the auto-calibration phase: For high clock rates ($>$ 500 Msps) use $a = b = 1$. For clock rates > 250 Msps and < 500 Msps use a = 1 and b = 0. For clock rates > 125 Msps and < 250 Msps use $a = 0$ and $b = 1$. For low clock rates $<$ 125 Msps use $a = 0$ and $b = 0$.
- 7. If bit D2 "Chip version Test bit" is set to "0", the output bit Cal should change to high level when the ADC corresponds to AT84AD001C version (this function is not implemented in previous AT84AD001 and AT84AD001B versions).
- 8. When Channel I is in standby $(D1 = 0, D0 = 1)$, the following modes are forbidden: $Clock I \rightarrow I & Q (D7 = 1, D6 = 0)$ Clock $I \rightarrow I$ & Clock $IN \rightarrow Q$ (D7 = 0, D6 = X)
- 9. Default mode for AT84AD001C is now Fs/4 (previously Fs/2 for AT84AD001Bxxx series).

10.1.2 3-wire Serial Interface Timing Description

The 3-wire serial interface is a synchronous write-only serial interface made of three wires:

- sclk: serial clock input
- sldn: serial load enable input
- sdata: serial data input

The 3-wire serial interface gives write-only access to as many as 8 different internal registers of up to 16 bits each. The input format is always fixed with 3 bits of register address followed by 16 bits of data. The data and address are entered with the Most Significant Bit (MSB) first.

The write procedure is fully synchronous with the rising clock edge of "sclk" and described in the write chronogram [\(Figure 10-1 on page 38](#page-37-0)).

- "sldn" and "sdata" are sampled on each rising clock edge of "sclk" (clock cycle).
- "sldn" must be set to 1 when no write procedure is performed.
- A minimum of one rising clock edge (clock cycle) with "sldn" at 1 is required for a correct start of the write procedure.
- A write starts on the first clock cycle with "sldn" at 0. "sldn" must stay at 0 during the complete write procedure.

- During the first 3 clock cycles with "sldn" at 0, 3 bits of the register address from MSB (a[2]) to LSB (a[0]) are entered.
- During the next 16 clock cycles with "sldn" at 0, 16 bits of data from MSB (d[15]) to LSB (d[0]) are entered.
- An additional clock cycle with "sldn" at 0 is required for parallel transfer of the serial data d[15:0] into the addressed register with address a[2:0]. This yields 20 clock cycles with "sldn" at 0 for a normal write procedure.
- A minimum of one clock cycle with "sldn" returned at 1 is requested to close the write procedure and make the interface ready for a new write procedure. Any clock cycle where "sldn" is at 1 *before* the write procedure is completed interrupts this procedure and no further data transfer to the internal registers is performed.
- Additional clock cycles with "sldn" at 0 *after* the parallel data transfer to the register (done at the 20th consecutive clock cycle with "sldn" at 0) do not affect the write procedure and are ignored.

It is possible to have only one clock cycle with "sldn" at 1 between two following write procedures.

• 16 bits of data must always be entered even if the internal addressed register has less than 16 bits. Unused bits (usually MSBs) are ignored. Bit signification and bit positions for the internal registers are detailed in [Table 10-2 on page 33](#page-32-0).

To reset the registers, the Pin mode can be used as a reset pin for chip initialization, even when the 3 wire serial interface is used.

Figure 10-1. Write Chronogram

10.1.3 Calibration Description

The AT84AD001C offers the possibility of reducing offset and gain matching between the two ADC cores. An internal digital calibration may start right after the 3-wire serial interface has been loaded (using data D12 of the 3-wire serial interface with address 000). This calibration might be launched several times before the optimum is reached.

The beginning of calibration disables the two ADCs and a standard data acquisition is performed. The output bit CAL goes to a high level during the entire calibration phase. When this bit returns to a low level, the two ADCs are calibrated with offset and gain and can be used again for a standard data acquisition.

If only one channel is selected (I or Q) the offset calibration duration is divided by two and no gain calibration between the two channels is necessary.

Figure 10-3. Internal Timing Calibration

The Tcal duration is a multiple of the clock frequency ClockI (master clock). Even if a dual clock scheme is used during calibration, ClockQ will not be used.

The control wait bits (D13 and D14) give the possibility of changing the calibration's setting depending on the clock's frequency:

- For high clock rates ($>$ 500 Msps) use $a = b = 1$, Tcal = 10112 clock I periods.
- For clock rates > 250 Msps and < 500 Msps use $a = 1$, $b = 0$, Tcal = 6016 clock I periods.
- For clock rates > 125 Msps and < 250 Msps use a = 0, b = 1, Tcal = 3968 clock I periods.
- For low clock rates $(< 125$ Msps) use $a = 0$, $b = 0$, Tcal = 2944 clock I periods.

The calibration phase is necessary when using the AT84AD001C in Interleaved mode, where one analog input is sampled at both ADC cores on the common input clock's rising and falling edges. This operation is equivalent to converting the analog signal at twice the clock frequency.

During the ADC's auto-calibration phase, the dual ADC is set with the following:

- Decimation mode ON
- 1:1 DMUX mode
- Binary mode

Any external action applied to any signal of the ADC's registers is inhibited during the calibration phase.

10.1.4 Gain and Offset Compensation Functions

It is also possible for the user to have external access to the ADC's gain and offset compensation functions:

- Offset compensation between I and Q channels (at address 010)
- Gain compensation between I and Q channels (at address 011)

To obtain manual access to these two functions, which are used to set the offset to middle code 127.5 and to match the gain of channel Q with that of channel I (if only one channel is used, the gain compensation does not apply), it is necessary to set the ADC to "manual" mode by writing 0 at bits D11 and D10 of address 000.

10.1.5 Built-In Test (BIT)

A Built-In Test (BIT) function is available to allow rapid testing of the device's I/O by either applying a defined static pattern to the ADC or by generating a dynamic ramp at the ADC's output. The dynamic ramp can be used with a clock frequency of up to 1 Gsps. This function is controlled via the 3-wire bus interface at address 101.

- The BIT is active when Data0 = 1 at address 110.
- The BIT is inactive when Data0 = 0 at address 110.
- The Data1 bit allows choosing between static mode (Data1 = 0) and dynamic mode (Data1 = 1).

When the static BIT is selected (Data1 = 0), it is possible to write any 8-bit pattern by defining the Data9 to Data2 bits. Port B then outputs an 8-bit pattern equal to *Data9 ... Data2,* and Port A outputs an 8-bit pattern equal to *NOT (Data9 ... Data2)*.

Note: In 1:1 DMUX mode, the ramp test mode works with the same output rate as in 1:2 DMUX mode, ie. The change stays at the same code during 2 clock cycles instead of 1"

Example:

 $Address = 110$

 $Data =$

One should then obtain 01010101 on Port B and 10101010 on Port A.

When the dynamic mode is chosen (Data1 = 1) port B outputs a rising ramp while Port A outputs a decreasing one.

Note: In dynamic mode, use the DRDA function to align the edges of CLKO with the middle of the data.

Dynamic BIT works on channel I when Clock I is applied and on channel Q when clock Q is applied.

10.1.6 Decimation Mode

The decimation mode can be used with a clock frequency of up to 1 Gsps. In decimation mode, one data out of 16 is output, thus leading to a maximum output rate of 62.5 Msps.

Note: Frequency (CLKO) = frequency (Data) = Frequency (CLKI)/16.

10.2 Die Junction Temperature Monitoring Function

A die junction temperature measurement setting is included on the board for junction temperature monitoring.

The measurement method forces a 1 mA current into a diode-mounted transistor.

Caution should be given to respecting the polarity of the current.

In any case, one should make sure the maximum voltage compliance of the current source is limited to a maximum of 1V or use a resistor serial-mounted with the current source to avoid damaging the transistor device (this may occur if the current source is reverse-connected).

The measurement setup is illustrated in [Figure 10-5 on page 42](#page-41-0).

Figure 10-4. Die Junction Temperature Monitoring Setup

The VBE diode's forward voltage in relation to the junction temperature (in steady-state conditions) is shown in [Figure 11-1](#page-42-0).

Figure 10-5. Diode Characteristics Versus T_J

10.3 VtestI, VtestQ

VtestI and VtestQ pins are for internal test use only. These two signals must be left open.

11. Equivalent Input/Output Schematics

Figure 11-2. Simplified Data Ready Reset Buffer Model

12. Definitions of Terms

Table 12-1. Definitions of Terms

Abbreviation	Definition	Description
TD1-TD2		This difference TD1-TD2 gives an information if Output Clock CLKXO (channel I or Q) is centered on the output data If Output Clock CLKXO is in the middle to data TD2=TD1=Tdata/2
TDO	Digital Data Output Delay	The delay from the rising edge of the differential clock inputs (CLKI, CLKIN) [zero crossing point] to the next point of change in the differential output data (zero crossing) with a specified load
TDR	Data Ready Output Delay	The delay from the falling edge of the differential clock inputs (CLKI, CLKIN) [zero crossing point] to the next point of change in the differential output data (zero crossing) with a specified load
TF	Fall Time	The time delay for the output data signals to fall from 20% to 80% of delta between the low and high levels
THD	Total Harmonic Distortion	The ratio expressed in dB of the RMS sum of the first 9 harmonic components to the RMS input signal amplitude, set at 1 dB below full-scale. It may be reported in dB (related to the converter -1 dB full-scale) or in dBc (related to the input signal level)
TPD	Pipeline Delay	The number of clock cycles between the sampling edge of an input data and the associated output data made available (not taking into account the TDO)
TR	Rise Time	The time delay for the output data signals to rise from 20% to 80% of delta between the low and high levels
TRDR	Data Ready Reset Delay	The delay between the falling edge of the Data Ready output asynchronous reset signal (DDRB) and the reset to digital zero transition of the Data Ready output signal (DR)
TS	Settling Time	The time delay to rise from 10% to 90% of the converter output when a full-scale step function is applied to the differential analog input
VSWR	Voltage Standing Wave Ratio	The VSWR corresponds to the ADC input insertion loss due to input power reflection. For example, a VSWR of 1.2 corresponds to a 20 dB return loss (99% power transmitted and 1% reflected)

Table 12-1. Definitions of Terms (Continued)

13. Using the AT84AD001C Dual 8-bit 1 Gsps ADC

13.1 Decoupling, Bypassing and Grounding of Power Supplies

The following figures show the recommended bypassing, decoupling and grounding schemes for the dual 8-bit 1 Gsps ADC power supplies.

Figure 13-1. V_{CCD} and V_{CCA} Bypassing and Grounding Scheme

Figure 13-2. V_{CCO} Bypassing and Grounding Scheme

Note: L and C values must be chosen in accordance with the operation frequency of the application.

Figure 13-3. Power Supplies Decoupling Scheme

Note: The bypassing capacitors (1 µF and 100 pF) should be placed as close as possible to the board connectors, whereas the decoupling capacitors (100 pF and 10 nF) should be placed as close as possible to the device.

13.2 Analog Input Implementation

The analog inputs of the dual ADC have been designed with a double pad implementation as illustrated in [Figure 13-5 on page 49](#page-48-0). The reverse pad for each input should be tied to ground via a 50Ω resistor.

The analog inputs must be used in differential mode only.

Figure 13-4. Termination Method for the ADC Analog Inputs in DC Coupling Mode

Figure 13-5. Termination Method for the ADC Analog Inputs in AC Coupling Mode

13.3 Clock Implementation

The ADC features two different clocks (I or Q) that must be implemented as shown in [Figure 13-6.](#page-48-1) Each path must be AC coupled with a 100 nF capacitor.

Figure 13-6. Differential Termination Method for Clock I or Clock Q

Note: When only clock I is used, it is not necessary to add the capacitors on the CLKQ and CLKQN signal paths; they may be left floating.

Figure 13-7. Single-ended Termination Method for Clock I or Clock Q

13.4 Reset Implementation

DDRB may be implemented as described in the following figure. A pull-up resistor is implemented to maintain the DDRB signal inactive in normal mode. The Data Ready Reset command (it might be a pulse) is active on the high level.

Note: The external pull and pull down resistors are needed to bias the differential pair in AC coupling. They are of no use in DC coupling (when used with an LVDS driver).

13.5 Output Termination in 1:1 Ratio

When using the integrated DMUX in 1:1 ratio, the valid port is port A. Port B remains unused.

Port A functions in LVDS mode and the corresponding outputs (DOAI or DOAQ) have to be 100Ω differentially terminated as shown in [Figure 13-9.](#page-50-0)

The pins corresponding to Port B (DOBI or DOBQ pins) must be left floating (in high impedance state).

[Figure 13-9](#page-50-0) shows the example of a 1:1 ratio of the integrated DMUX for channel I (the same applies to channel Q).

Figure 13-9. Example of Termination for Channel I Used in DMUX 1:1 Ratio (Port B Unused)

Note: If the outputs are to be used in single-ended mode, it is recommended that the true and false signals be terminated with a 50Ω resistor.

13.6 Using the Dual ADC With and ASIC/FPGA Load

[Figure 13-10](#page-51-0) illustrates the configuration of the dual ADC (1:2 DMUX mode, independent I and Q clocks) driving an LVDS system (ASIC/FPGA) with potential additional DMUXes used to halve the speed of the dual ADC outputs.

Note: The demultiplexers may be internal to the ASIC/FPGA system.

14. Thermal Characteristics

14.1 Simplified Thermal Model for LQFP 144 20 × **20** × **1.4 mm**

The following model has been extracted from the ANSYS FEM simulations.

Assumptions: no air, no convection and no board.

Figure 14-1. Simplified Thermal Model for LQFP Package

Note: The above are typical values with an assumption of uniform power dissipation over 2.5 \times 2.5 mm² of the top surface of the die.

14.1.0.6 Thermal Resistance from Junction to Board The thermal resistance from the junction to the board is 13°C/W typical.

14.2 LQFP-ep 144L Green Package Thermal Characteristics

14.2.1 Thermal Resistance from Junction to Ambient

Simulations (JEDEC JESD51 standard) were held with the following assumptions:

- Board with 76.2 mm x 114.3 mm dimensions
- Still air
- Exposed pad (5.8 x 5.8 mm) soldered to the board

The thermal resistance from the junction to ambient is 25.0 °C/W.

Note: when the exposed pad is not soldered to the board, the Rthj-a becomes 58.8°C/W.

14.2.2 Exposed pad Board layout recommendation

This recommendation is done for the AT84AD001CXEPW (LQFP-ep 144L green package).

Electrical contact of the part to the Printed Circuit Board (PCB) is made by soldering the leads on the bottom surface of the package to the PCB. Hence; special attention is require to the heat transfer below the package to provide a good thermal bond to the PCB.

A Copper (Cu) fill is to be designed into PCB as a thermal pad under the package. Heat from devices, is conducted to the PCB at the thermal pad. It is then conducted from the thermal pad to the PCB inner ground plane by a 6.5 array of via. The LQFP metal died paddle must be soldered to the PCB's thermal pad.

Solder mask is placed on the board top side **over each via** to resist solder flow into the via.

The diameter of solder Mask needs to be higher than diameter of via (**diameter of via+ 0.2 mm**)

The diameter of solder Mask is 0.3 mm + 0.1 mm + 0.1 mm = 0.5 mm)

The Solder Paste template needs to de designed to allow at least **50% solder coverage**.

The Solder Paste is place between the balls (diamond area) and not covers all the copper.

The thermal via is connected to inner layer (GND layer) with **complete connection**.

15. Ordering Information

Table 15-1. Ordering Information

16. Packaging Information

Note: Thermally enhanced package: LQFP 144, 20 x 20 x 1.4 mm.

Notes: 1. All dimensions are in millimeters

- 2. Dimensions shown are nominal with tolerances as indicated
- 3. L/F: eftec 64T copper or equivalent
- 4. Foot length: "L" is measured at gauge plane at 0.25 mm above the seating plane

Figure 16-2. LQFP-ep 144L Green Package

Figure 16-3. Dimensions

DIMENSION LIST (FOOTPRINT: 2.00)

NOTES :

FOR HIGH DENSITY STRIP LAYOUT

Table of Contents

e 2 V

How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v ltd 106 Waterhouse Lane Chelmsford Essex CM1 2QU England Tel: +44 (0)1245 493493 Fax: +44 (0)1245 492492 mailto: enquiries@e2v.com

e2v sas

16 Burospace F-91572 Bièvres Cedex France Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529 mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29 82194 Gröbenzell Germany Tel: +49 (0) 8142 41057-0 Fax: +49 (0) 8142 284547 mailto: enquiries-de@e2v.com

Americas

e2v inc 520 White Plains Road Suite 450 Tarrytown, NY 10591 USA Tel: +1 (914) 592 6050 or 1-800-342-5338, Fax: +1 (914) 592-5148 mailto: enquiries-na@e2v.com

Asia Pacific

e2v ltd 11/F., Onfem Tower, 29 Wyndham Street, Central, Hong Kong Tel: +852 3679 364 8/9 Fax: +852 3583 1084 mailto: enquiries-ap@e2v.com

Product Contact:

e2v Avenue de Rochepleine BP 123 - 38521 Saint-Egrève Cedex France Tel: +33 (0)4 76 58 30 00 **Hotline**: mailto: hotline-bdc@e2v.com

IMPORTANT NOTICE

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no liability for the consequences any use thereof and also reserves the right to make corrections, modifications, enhancements, improvements, and other changes of its products without prior notice. Users of e2v products should obtain the latest relevant information before placing orders and should verify that such information is current and complete. e2v accepts no liability beyond that set
out in its standard conditions of sale in respect of in mation contained herein.