

FEATURES

- 1024 by 256 Pixel Format
- 26 μm Square Pixels
- Image Area 26.6 x 6.7 mm
- Deep Depletion for Enhanced Infrared Sensitivity
- Symmetrical Anti-static Gate Protection
- Anti-blooming Readout Register
- Zero Light Emitting Output Amplifier

APPLICATIONS

- Spectroscopy
- Scientific Imaging
- TDI Operation

INTRODUCTION

The CCD30-11 deep depletion sensor is a high performance CCD sensor designed as an alternative to the standard CCD30-11, for use in the scientific spectroscopy instrument market, where enhanced infrared spectral response is a critical performance parameter. With an array of 1024 x 256 26 μm square pixels it has an imaging area to suit most spectrometer outputs of 26.6 x 6.7 mm (1.05 x 0.26 inch).

The readout register is organised along the long (1024 pixel) edge of the sensor and contains an anti-blooming drain to allow high speed binning operations of low level signals which may be adjacent to much stronger signals. The novel output amplifier design has no light emission.


The sensor is manufactured on thick epitaxial silicon, which gives much improved infrared responsivity. It is designed as a standard mode CCD, rather than inverted mode, as it is necessary to deplete fully into the epitaxial silicon to avoid loss of resolution.

Standard three phase clocking and isolated buried channel charge transfer are employed.

In common with all other e2v technologies CCD sensors, the CCD30-11 is available with either a quartz or fibre-optic window. In addition a high performance electronics drive unit is available to enable the CCD30-11 to be evaluated easily.

Designers are advised to contact e2v technologies should they be considering using CCD sensors in abnormal environments or if they require customised packaging or performance features.

Further information on deep depletion CCDs can be found in e2v technologies CCD Technical Note 101.



TYPICAL PERFORMANCE

Pixel readout frequency	20 - 5000	kHz
Output amplifier sensitivity	1.5	$\mu\text{V}/\text{e}^-$
Peak signal	700	ke^-/pixel
Spectral range	420 - 1080	nm
Readout noise (at 253 K, 20 kHz)	4	e^- rms
QE at 700 nm	45	%
QE at 850 nm	47	%
Peak output voltage	1050	mV

GENERAL DATA

Format

Image area	26.6 x 6.7	mm
Active pixels (H)	1024	
(V)	256	
Pixel size	26 x 26	μm

Package

Package size	32.89 x 20.07	mm
Number of pins	20	
Inter-pin spacing	2.54	mm
Inter-row spacing	15.24	mm
Window material	quartz or removable glass	

PERFORMANCE

	Min	Typical	Max	
Peak charge storage (see notes 1 and 2)	400k	700k	-	e ⁻ / pixel
Peak output voltage (unbinned)	-	1050	-	mV
Dark signal at 293 K (see note 3)	-	80k	160k	e ⁻ / pixel/s
Charge transfer efficiency:				
parallel	-	99.9999	-	%
serial	-	99.9993	-	%
Output amplifier sensitivity	1.3	1.8	2.3	μV/e ⁻
Readout noise at 243 K (see note 4)	-	4	6	rms e ⁻ / pixel
Readout frequency (see note 5)	-	20	5000	kHz
Response non-uniformity (std. deviation)	-	3	10	% of mean
Dark signal non-uniformity at 293 K (std. deviation) (see note 2)	-	8k	16k	e ⁻ / pixel/s
Binned column dark signal non-uniformity at 293 K (std. deviation)	-	2.4k	4.8k	e ⁻ / pixel/s
Output node capacity relative to image section	-	2.0	-	

ELECTRICAL INTERFACE CHARACTERISTICS

Electrode capacitances (measured at mid-clock level):

	Min	Typical	Max	
I _∅ /I _∅ interphase	-	2.0	-	nF
R _∅ /R _∅ interphase	-	70	-	pF
I _∅ /SS	-	11	-	nF
R _∅ /SS	-	185	-	pF
Output impedance	-	300	-	Ω

NOTES

- Signal level at which resolution begins to degrade.
- CCD characterisation measurement.
- Measured between 233 and 253 K and at V_{SS} +9.0 V. The typical average (background) dark signal at any temperature T (kelvin) between 230 and 300 K is given by:

$$Q_d/Q_{d0} = 122T^3e^{-6400/T}$$
 where Q_{d0} is the dark current at 293 K. Note that this is typical performance and some variation may be seen between devices.
- Measured using a dual-slope integrator technique (i.e. correlated double sampling) with a 10 μs integration period.
- Readout above 5000 kHz can be achieved but performance to the parameters given cannot be guaranteed.

BLEMISH SPECIFICATION

Traps Pixels where charge is temporarily held. Traps are counted if they have a capacity greater than 200 e⁻ at 243 K.

Slipped columns Are counted if they have an amplitude greater than 200 e⁻.

Black spots Are counted when they have a responsivity of less than 90% of the local mean signal illuminated at approximately half saturation.

White spots Are counted when they have a generation rate 10 times the specified maximum dark signal generation rate at 293 K (measured between 233 and 273 K). The temperature dependence of white spot blemishes is the same as the average dark signal, i.e.:

$$Q_d/Q_{d0} = 122T^3e^{-6400/T}$$

White column A column which contains at least 9 white defects.


Black column A column which contains at least 9 black defects.

GRADE	0	1	2
Column defects:			
black or slipped	0	1	6
white	0	0	0
Black spots	9	16	80
Traps >200 e ⁻	1	2	5
White spots	10	10	15


Minimum separation between adjacent black columns 50 pixels

Note The effect of temperature on defects is that traps will be observed less at higher temperatures but more may appear below 243 K. The amplitude of white spots and columns will decrease rapidly with temperature.


TYPICAL OUTPUT CIRCUIT NOISE (Measured using clamp and sample)




TYPICAL SPECTRAL RESPONSE (No window)



TYPICAL VARIATION OF DARK SIGNAL WITH SUBSTRATE VOLTAGE




TYPICAL VARIATION OF DARK CURRENT WITH TEMPERATURE



DEVICE SCHEMATIC

7135A



CONNECTIONS, TYPICAL VOLTAGES AND ABSOLUTE MAXIMUM RATINGS


PIN	REF	DESCRIPTION	PULSE AMPLITUDE OR DC LEVEL (V) (see note 6)			MAXIMUM RATINGS with respect to V_{SS}
			Min	Typical	Max	
1	-	No connection		-		-
2	IØ3	Image section, phase 3 (clock pulse)	8	12	15	± 20 V
3	IØ2	Image section, phase 2 (clock pulse)	8	12	15	± 20 V
4	IØ1	Image section, phase 1 (clock pulse)	8	12	15	± 20 V
5	SS	Substrate	0	9	10	-
6	ØR	Output reset pulse	8	12	15	± 20 V
7	RØ3	Readout register, phase 3 (clock pulse)	8	11	15	± 20 V
8	RØ2	Readout register, phase 2 (clock pulse)	8	11	15	± 20 V
9	RØ1	Readout register, phase 1 (clock pulse)	8	11	15	± 20 V
10	-	No connection	see note 7			-
11	-	No connection	see note 7			-
12	OG	Output gate	1	3	5	± 20 V
13	OS	Output transistor source	see note 8			-0.3 to +25 V
14	OD	Output drain	27	29	32	-0.3 to +25 V
15	RD	Reset transistor drain	15	17	19	-0.3 to +25 V
16	SS	Substrate	0	9	10	-
17	-	No connection	-			-
18	DD	Diode drain	22	24	25	-0.3 to +25 V
19	SG	Spare gates	0	0	$V_{SS} + 19$	± 20 V
20	-	No connection	-			-

If all voltages are set to the 'typical' values, operation at or close to specification should be obtained. Some adjustment within the minimum - maximum range specified may be required to optimise performance.

Voltage between pairs of pins: OS to OD ± 15 V.

Maximum current through any source or drain pin: 10 mA.


OUTPUT CIRCUIT



NOTES


- Image section pulse low levels 0 ± 0.5 V; other pulse low levels IØ low + 1 V.
- There are no temperature sensing diodes in the CCD30-11.
- Not critical; can be a 1 - 5 mA constant current source, or 5 - 10 k Ω resistor.
- The amplifier has a DC restoration circuit, which is activated internally whenever IØ3 is pulsed high.

FRAME READOUT TIMING DIAGRAM




7650

DETAIL OF LINE TRANSFER




7651

DETAIL OF OUTPUT CLOCKING



LINE OUTPUT FORMAT

7130A



CLOCK TIMING REQUIREMENTS


Symbol	Description	Min	Typical	Max	
T_i	Image clock period	10	20	see note 10	μs
t_{wi}	Image clock pulse width	5	10	see note 10	μs
t_{ri}	Image clock pulse rise time (10 to 90%)	0.5	1.0	$0.5t_{oi}$	μs
t_{fi}	Image clock pulse fall time (10 to 90%)	t_{ri}	1.0	$0.5t_{oi}$	μs
t_{oi}	Image clock pulse overlap	1	2	$0.2T_i$	μs
t_{ii}	Image clock pulse, two phase low	1	5	$0.2T_i$	μs
t_{dir}	Delay time, $I\emptyset$ stop to $R\emptyset$ start	3	10	see note 10	μs
t_{dri}	Delay time, $R\emptyset$ stop to $I\emptyset$ start	1	2	see note 10	μs
T_r	Output register clock cycle period	200	see note 11	see note 10	ns
t_{rr}	Clock pulse rise time (10 to 90%)	50	$0.1T_r$	$0.3T_r$	ns
t_{fr}	Clock pulse fall time (10 to 90%)	t_{rr}	$0.1T_r$	$0.3T_r$	ns
t_{or}	Clock pulse overlap	20	$0.5t_{rr}$	$0.1T_r$	ns
t_{wx}	Reset pulse width	30	$0.1T_r$	$0.2T_r$	ns
t_{rx}, t_{fx}	Reset pulse rise and fall times	20	$0.5t_{rr}$	$0.2T_r$	ns
t_{dx}	Delay time, $\emptyset R$ low to $R\emptyset 3$ low	30	$0.5T_r$	$0.8T_r$	ns

NOTES

- No maximum other than that necessary to achieve an acceptable dark signal at the longer readout times.
- As set by the readout period.

OUTLINE

(All dimensions without limits are nominal)



Outline Note

The device is normally supplied with a temporary glass window for protection purposes. It can also be supplied with a fixed, quartz or fibre-optic window where required.

Ref	Millimetres
A	32.89 ± 0.38
B	20.07 ± 0.25
C	6.7
D	3.30 ± 0.33
E	15.24 ± 0.25
F	$0.254 \begin{matrix} + 0.051 \\ - 0.025 \end{matrix}$
G	5.2
H	0.46 ± 0.05
J	2.54 ± 0.13
K	22.86 ± 0.13
L	1.65 ± 0.56
M	26.6

ORDERING INFORMATION

Options include:

- Temporary Quartz Window
- Permanent Quartz Window
- Temporary Glass Window

For further information on the performance of these and other options, please contact e2v technologies.

HANDLING CCD SENSORS

CCD sensors, in common with most high performance MOS IC devices, are static sensitive. In certain cases a discharge of static electricity may destroy or irreversibly degrade the device. Accordingly, full antistatic handling precautions should be taken whenever using a CCD sensor or module. These include:-

- Working at a fully grounded workbench
- Operator wearing a grounded wrist strap
- All receiving socket pins to be positively grounded
- Unattended CCDs should not be left out of their conducting foam or socket.

Evidence of incorrect handling will invalidate the warranty. All devices are provided with internal protection circuits to the gate electrodes (pins 2, 3, 4, 6, 7, 8, 9, 12, 19) but not to the other pins.

HIGH ENERGY RADIATION

Device characteristics will change when subject to ionising radiation.

Users planning to operate CCDs in high radiation environments are advised to contact e2v technologies.

TEMPERATURE LIMITS

	Min	Typical	Max	
Storage	73	-	373	K
Operating	73	233	323	K

Operation or storage in humid conditions may give rise to ice on the sensor surface on cooling, causing irreversible damage.

Maximum device heating/cooling 5 K/min

Whilst e2v technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v technologies accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.